


# Preliminary DS1100L 3-Volt 5-Tap Economy Timing Element (Delay Line)

#### www.dalsemi.com

#### **FEATURES**

- All-silicon timing circuit
- 5-taps equally spaced
- Delays are stable and precise
- Both leading and trailing edge accuracy
- 3V version of the DS1100
- Low-power CMOS
- TTL/CMOS-compatible
- Vapor phase, IR and wave solderable
- Custom delays available
- Fast turn prototypes
- Delays specified over both commercial and industrial temperature ranges

### **PIN ASSIGNMENT**



DS1100M 8-PIN DIP (300 MIL) DS1100Z 8-PIN SOIC (150 MIL) DS1100U 8-PIN MICRO-SOP

### **PIN DESCRIPTION**

TAP 1-TAP 5	- TA
V <sub>CC</sub>	- +5
GND	- Gro
IN	- Inp

- TAP Output Number - +5V - Ground - Input


#### DESCRIPTION

The DS1100L is a 3-volt version of the DS1100. It is characterized for operation over the range 2.7V to 3.6V.

The DS1100L series delay lines have five equally spaced taps providing delays from 4 ns to 300 ns. These devices are offered in 8-pin DIPs and surface mount packages to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and industry standard DIP and SOIC packaging. The DS1100L 5-Tap Silicon Delay Line reproduces the input logic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1100L is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to ten 74LS loads.

Dallas Semiconductor can customize standard products to meet special needs. For special requests and rapid delivery, call (972) 371-4348.


# LOGIC DIAGRAM Figure 1



### DS1100L PART NUMBER DELAY TABLE (all values in ns) Table 1

PART #	NOMINAL DELAYS				
<b>DS1100L</b>	TAP 1	TAP 2	TAP 3	TAP 4	TAP 5
-20	4	8	12	16	20
-25	5	10	15	20	25
-30	6	12	18	24	30
-35	7	14	21	28	35
-40	8	16	24	32	40
-45	9	18	27	36	45
-50	10	20	30	40	50
-60	12	24	36	48	60
-75	15	30	45	60	75
-100	20	40	60	80	100
-125	25	50	75	100	125
-150	30	60	90	120	150
-175	35	70	105	140	175
-200	40	80	120	160	200
-250	50	100	150	200	250
-300	60	120	180	240	300

# TIMING DIAGRAM: SILICON DELAY LINE Figure 2



# **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature Short Circuit Output Current -1.0V to +7.0V -40°C to +85°C -55°C to +125°C See J-STD-020A Specification 50 mA for 1 second

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DC ELECTRICAL CHARACTERISTICS			$(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{\text{CC}} = 2.7 - 3.6\text{V})$				
PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>		2.7	3.3	3.6	V	5
High Level Input Voltage	$V_{\mathrm{IH}}$		2.0		$V_{CC} \pm 0.5$	V	5
Low Level Input Voltage	V <sub>IL</sub>		-0.5		0.8	V	5
Input Leakage Current	$I_{I}$	$0.0V \le V_I \le V_{CC}$	-1.0		1.0	uA	
Active Current	I <sub>CC</sub>	V <sub>CC</sub> =Max; Period=Min.			10	mA	6, 8
High Level Output Current	I <sub>OH</sub>	V <sub>CC</sub> =Min. V <sub>OH</sub> =4			-1	mA	
Low Level Output Current	I <sub>OL</sub>	V <sub>CC</sub> =Min. V <sub>OL</sub> =0.5	8			mA	

# **AC ELECTRICAL CHARACTERISTICS** ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ ; $V_{CC} = 2.7$ to 3.6V)


PARAMETER	SYM	<b>TEST CONDITION</b>	MIN	TYP	MAX	UNITS	NOTES
Input Pulse Width	t <sub>WI</sub>		20% of Tap 5 t <sub>PLH</sub>			ns	
Input-to-Tap	4	25°C 3.3V	-2	Table 1	+2	ns	1, 3, 4, 7
Delay Tolerance	t <sub>PLH</sub>	0°C to 70°C	-3	Table 1	+3	ns	1, 2, 3, 4, 7
(Delays $\leq 40 \text{ ns}$ )	t <sub>PHL</sub>	-40°C to +85°C	-4	Table 1	+4	ns	1, 2, 3, 4, 7
Input-to-Tap	<b>t</b>	25°C 3.3V	-5	Table 1	+5	%	1, 3, 4, 7
Delay Tolerance	t <sub>PLH</sub>	0°C to 70°C	-3	Table 1	+3	%	1, 2, 3, 4, 7
(Delays > 40 ns)	t <sub>PHL</sub>	$-40^{\circ}$ C to $+85^{\circ}$ C	-8	Table 1	+8	%	1, 2, 3, 4, 7
Output Rise or Fall Time	t <sub>OF</sub> , t <sub>OR</sub>			2.0	2.5	ns	
Power-up Time	t <sub>PU</sub>				200	us	
Input Period	Period	$2(t_{WI})$				ns	

CAPACITANCE						$(T_{A} = 25^{\circ}C)$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5	10	pF	

### NOTES:

- 1. Initial tolerances are  $\pm$  with respect to the nominal value at 25°C and V<sub>CC</sub> = 3.3 volts for both leading and trailing edge.
- 2. T & V tolerance is with respect to the actual measured (at 25° C and 3.3V) delay value over the stated temperature range, and a supply voltage range of 2.7V to 3.6V.
- 3. All tap delays tend to vary unidirectionally with temperature or voltage changes. For example, if TAP 1 slows down, all other taps also slow down; TAP3 can never be faster than TAP2.
- 4. Intermediate delay values are available on a custom basis. For further information, call (972) 371-4348.
- 5. All voltages are referenced to ground.
- 6. Measured with outputs open.
- 7. See "Test Conditions" section at the end of this data sheet.
- 8. I<sub>CC</sub> values apply to a -20 operating at 1MHz. Longer delays will consume less current.

# **TESTCIRCUIT** Figure 3



### TERMINOLOGY

**Period:** The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.

 $t_{WI}$  (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the 1.5V point on the trailing edge or the 1.5V point on the trailing edge and the 1.5V point on the leading edge.

 $t_{RISE}$  (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse.

 $t_{FALL}$  (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the input pulse.

 $t_{PLH}$  (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input pulse and the 1.5V point on the leading edge of any tap output pulse.

 $t_{PHL}$  (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input pulse and the 1.5V point on the trailing edge of any tap output pulse.

### **TEST SETUP DESCRIPTION**

Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1100L. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20 ps resolution) connected between the input and each tap. Each tap is selected and connected to the counter by a VHF switch control unit. All measurements are fully automated, with each instrument controlled by a central computer over an IEEE 488 bus.

## **TEST CONDITIONS INPUT:**

Ambient Temperature:	$25^{\circ}C \pm 3^{\circ}C$
Supply Voltage (V <sub>CC</sub> ):	$53.3V \pm 0.1V$
Input Pulse:	$High = 3.0V \pm 0.1V$
	$Low = 0.0V \pm 0.1V$
Source Impedance:	50 Ohm Max.
Rise and Fall Time:	3.0 ns Max. (measured between 10% and 90%)
Pulse Width:	500 ns
Period:	1 μs

### OUTPUT:

Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on the rising and falling edge.

### NOTE:

Above conditions are for test only and do not restrict the operation of the device under other data sheet conditions.

### **ORDERING INFORMATION**

